



Design Rule Verification Report

Date:8/28/2026

Time:1:29:39 PM

Elapsed00:00:01

Time:

Filename:[D:\electronics_training_kcci\part2\arduino_nano_min_sys\arduino_nano_v3.PcbDoc](#)

Warnings:0

Rule Violations:0

Summary

Warnings	Count
Total	0

Rule Violations	Count
Clearance Constraint (Gap=0.254mm)_(All)_(All)	0
Short-Circuit Constraint (Allowed=No)_(All)_(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No)_(Allow shelved: No)	0
Width Constraint (Min=0.2mm)_(Max=0.5mm)_(Preferred=0.254mm)_(InNetClass('SIGNAL'))	0
Width Constraint (Min=0.254mm)_(Max=0.254mm)_(Preferred=0.254mm)_(All)	0
Width Constraint (Min=0.3mm)_(Max=0.6mm)_(Preferred=0.4mm)_(InNet('VUSB'))	0
Width Constraint (Min=0.3mm)_(Max=0.6mm)_(Preferred=0.4mm)_(InNet('GND'))	0
Width Constraint (Min=0.254mm)_(Max=0.4mm)_(Preferred=0.3mm)_(InNet('VIN'))	0
Width Constraint (Min=0.3mm)_(Max=0.6mm)_(Preferred=0.4mm)_(InNet('3V3'))	0
Width Constraint (Min=0.3mm)_(Max=0.6mm)_(Preferred=0.4mm)_(InNet('+5V'))	0
Routing Topology Rule(Topology=Shortest)_(All)	0

<u>Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm)_(Conductor Width=0.254mm)_(Air Gap=0.254mm)_(Entries=4)_(All)</u>	0
<u>Hole Size Constraint (Min=0.025mm)_(Max=2.54mm)_(All)</u>	0
<u>Hole To Hole Clearance (Gap=0.254mm)_(All)_(All)</u>	0
<u>Minimum Solder Mask Sliver (Gap=0.076mm)_(All)_(All)</u>	0
<u>Silk To Solder Mask (Clearance=0.076mm)_(IsPad)_(All)</u>	0
<u>Silk to Silk (Clearance=0.254mm)_(All)_(All)</u>	0
<u>Net Antennae (Tolerance=0mm)_(All)</u>	0
<u>Height Constraint (Min=0mm)_(Max=25.4mm)_(Prefered=12.7mm)_(All)</u>	0
Total	0